� �� .8$( �%xlnx,zynq-zc770-xm013xlnx,zynq-7000&Xilinx ZC770 XM013 boardcpuscpu@0arm,cortex-a9,cpu8<C�Q] ,+B@B@cpu@1arm,cortex-a9,cpu8<fpga-full fpga-regionnwpmu@f8891000arm,cortex-a9-pmu~�8����0fixedregulatorregulator-fixed�VCCPINT�B@�B@���amba simple-bus�wadc@f8007100xlnx,zynq-xadc-1.00.a8�q  ~�< can@e0008000xlnx,zynq-can-1.0 disabled<$ can_clkpclk8�� ~�@(@can@e0009000xlnx,zynq-can-1.0okay<% can_clkpclk8�� ~3�@(@gpio@e000a000xlnx,zynq-gpio-1.06<*BRg� ~8��i2c@e0004000cdns,i2c-r1p10 disabled<&� ~8�@i2c@e0005000cdns,i2c-r1p10okay<'� ~08�Px�clock-generator@55� silabs,si570�28U� P/�x�� interrupt-controller@f8f01000arm,cortex-a9-gicgR8�����cache-controller@f8f02000arm,pl310-cache8��  ~ � ���memory-controller@f8006000xlnx,zynq-ddrc-a058�`serial@e0000000xlnx,xuartpscdns,uart-r1p8okay<(uart_clkpclk8� ~serial@e0001000xlnx,xuartpscdns,uart-r1p8 disabled<)uart_clkpclk8� ~2spi@e0006000xlnx,zynq-spi-r1p68�`okay� ~<" ref_clkpclk��eeprom@2 %  atmel,at2584B@spi@e0007000xlnx,zynq-spi-r1p68�p disabled� ~1<# ref_clkpclkethernet@e000b000cdns,zynq-gemcdns,gem8�� disabled ~< pclkhclktx_clkethernet@e000c000cdns,zynq-gemcdns,gem8��okay ~-<pclkhclktx_clk Frgmii-idOethernet-phy@78 ,ethernet-phy�mmc@e0100000arasan,sdhci-8.9a disabledclk_xinclk_ahb< � ~8�mmc@e0101000arasan,sdhci-8.9a disabledclk_xinclk_ahb<!� ~/8�slcr@f8000000!xlnx,zynq-slcrsysconsimple-mfd8�w�clkc@100�xlnx,ps7-clkcZjfarmpllddrplliopllcpu_6or4xcpu_3or2xcpu_2xcpu_1xddr2xddr3xdcilqspismcpcapgem0gem1fclk0fclk1fclk2fclk3can0can1sdio0sdio1uart0uart1spi0spi1dmausb0_aperusb1_apergem0_apergem1_apersdio0_apersdio1_aperspi0_aperspi1_apercan0_apercan1_aperi2c0_aperi2c1_aperuart0_aperuart1_apergpio_aperlqspi_apersmc_aperswdtdbg_trcdbg_apb8�rstc@200xlnx,zynq-reset8Hy�pinctrl@700xlnx,pinctrl-zynq8�dmac@f8003000arm,pl330arm,primecell8�0�.�abortdma0dma1dma2dma3dma4dma5dma6dma7l~ ()*+���< apb_pclkdevcfg@f8007000xlnx,zynq-devcfg-1.08�p� ~< ref_clk��timer@f8f00200arm,cortex-a9-global-timer8��  ~ �<timer@f8001000�$~    cdns,ttc<8�timer@f8002000�$~%&' cdns,ttc<8� timer@f8f00600� ~ arm,cortex-a9-twd-timer8�� <usb@e0002000"xlnx,zynq-usb-2.20achipidea,usb2 disabled<� ~8� �ulpiusb@e0003000"xlnx,zynq-usb-2.20achipidea,usb2 disabled<� ~,8�0�ulpiwatchdog@f8005000<-cdns,wdt-r1p2� ~ 8�P� aliases�/amba/ethernet@e000c000�/amba/i2c@e0005000�/amba/serial@e0000000�/amba/spi@e0006000chosen��serial0:115200n8memory@0,memory8@ #address-cells#size-cellscompatiblemodeldevice_typeregclocksclock-latencycpu0-supplyoperating-pointsfpga-mgrrangesinterruptsinterrupt-parentregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onphandlestatusclock-namestx-fifo-depthrx-fifo-depth#gpio-cellsgpio-controllerinterrupt-controller#interrupt-cellsclock-frequency#clock-cellstemperature-stabilityfactory-foutarm,data-latencyarm,tag-latencycache-unifiedcache-levelnum-csis-decoded-csat25,byte-lenat25,addr-modeat25,page-sizespi-max-frequencyphy-modephy-handlefclk-enableclock-output-names#reset-cellssysconinterrupt-names#dma-cells#dma-channels#dma-requestsphy_typetimeout-secethernet0i2c0serial0spi1bootargsstdout-path