� ����8��( E�l$Ka-Ro electronics TX6QP-8137 Module!karo,imx6qp-tx6qpfsl,imx6qpchosenaliases',/soc/aips-bus@2100000/ethernet@2188000&6/soc/aips-bus@2000000/flexcan@2094000&;/soc/aips-bus@2000000/flexcan@2090000#@/soc/aips-bus@2000000/gpio@209c000#F/soc/aips-bus@2000000/gpio@20a0000#L/soc/aips-bus@2000000/gpio@20a4000#R/soc/aips-bus@2000000/gpio@20a8000#X/soc/aips-bus@2000000/gpio@20ac000#^/soc/aips-bus@2000000/gpio@20b0000#d/soc/aips-bus@2000000/gpio@20b4000"j/soc/aips-bus@2100000/i2c@21a0000"o/soc/aips-bus@2100000/i2c@21a4000"t/soc/aips-bus@2100000/i2c@21a8000y/soc/ipu@2400000$~/soc/aips-bus@2100000/usdhc@2190000$�/soc/aips-bus@2100000/usdhc@2194000$�/soc/aips-bus@2100000/usdhc@2198000$�/soc/aips-bus@2100000/usdhc@219c0006�/soc/aips-bus@2000000/spba-bus@2000000/serial@2020000%�/soc/aips-bus@2100000/serial@21e8000%�/soc/aips-bus@2100000/serial@21ec000%�/soc/aips-bus@2100000/serial@21f0000%�/soc/aips-bus@2100000/serial@21f40003�/soc/aips-bus@2000000/spba-bus@2000000/spi@20080003�/soc/aips-bus@2000000/spba-bus@2000000/spi@200c0003�/soc/aips-bus@2000000/spba-bus@2000000/spi@20100003�/soc/aips-bus@2000000/spba-bus@2000000/spi@2014000%�/soc/aips-bus@2000000/usbphy@20c9000%�/soc/aips-bus@2000000/usbphy@20ca000�/soc/ipu@28000003�/soc/aips-bus@2000000/spba-bus@2000000/spi@20180000�/soc/aips-bus@2000000/iomuxc@20e0000/disp0grp-10�/soc/aips-bus@2000000/iomuxc@20e0000/disp0grp-2"/soc/aips-bus@2000000/pwm@2080000"/soc/aips-bus@2000000/pwm@2084000/regulator-can-xcvr %/leds/user"-/soc/aips-bus@2100000/usb@2184000$4/soc/aips-bus@2100000/usdhc@2190000$:/soc/aips-bus@2100000/usdhc@2194000@/ldb/lvds-channel@0H/ldb/lvds-channel@0N/ldb/lvds-channel@1clocksckil!fsl,imx-ckilfixed-clockTa�ckih1!fsl,imx-ckih1fixed-clockTaosc!fsl,imx-oscfixed-clockTan6clock@0 !fixed-clockqTa���uHtempmon!fsl,imx6q-tempmon} �1�����ldb!fsl,imx6q-ldbfsl,imx53-ldb��okay@�!"'()*MN8�di0_plldi1_plldi0_seldi1_seldi2_seldi3_seldi0di1lvds-channel@0q�okay�port@0qendpoint�ucport@1qendpoint�ugport@2qendpoint�unport@3qendpoint� urport@4qendpoint� u�display-timingshsd100pxn1 hannstar,hsd100pxn1a��@#+�7(DP]<g q{VGAa����#�+07DP ]`g��q{nl12880bc20 nlt,nl12880bc20-spwg-24a;_�# +272DP]<g ��q{ET0700 edt,etm0700g0dh6a��� #�+X]�7(D!gP ��q{ETV570 edt,et057090dhua����#�+r]7D gP ��q{lvds-channel@1q�okay�port@0qendpoint� udport@1qendpoint� uhport@2qendpoint� uoport@3qendpoint�usport@4qendpoint�u�display-timingshsd100pxn1a��@#+�7(DP]<g q{VGAa����#�+07DP ]`g��q{nl12880bc20a;_�# +272DP]<g ��q{pmu!arm,cortex-a9-pmu} �^usbphynop1!usb-nop-xceiv�u5usbphynop2!usb-nop-xceiv�u6soc !simple-bus}�dma-apbh@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbhq 0�    �gpmi0gpmi1gpmi2gpmi3���jugpmi-nand@112000!fsl,imx6q-gpmi-nandq @ �gpmi-nandbch ��bch(������0�gpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bch��rx-tx �disabled�default"hdmi@120000q� �s��{| �iahbisfr �disabled!fsl,imx6q-hdmiport@0qendpoint�uaport@1qendpoint�ueport@2qendpoint�ulport@3qendpoint�upgpu@130000 !vivante,gcq@ � �zJ�buscoreshader8Fgpu@134000 !vivante,gcq@@ � �y �buscore8Ftimer@a00600!arm,cortex-a9-twd-timerq�  � }�interrupt-controller@a01000!arm,cortex-a9-gicUfq��}ul2-cache@a02000!arm,pl310-cacheq�  �\{� � ��utpcie@1ffc000!fsl,imx6qp-pciesnps,dw-pcieq��@� �dbiconfig�pci��0������� �x�msiU�� {zyx�����pciepcie_buspcie_phy �disabledaips-bus@2000000!fsl,aips-bussimple-busq�spba-bus@2000000!fsl,spba-bussimple-busq�spdif@2004000!fsl,imx35-spdifq@@ �4 ��rxtxP���kv>�:�corerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba �disabledspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspiq�@ ��pp�ipgper ��rxtx �disabled�defaultspi@0!spidevq!7��spi@1!spidevq!7��spi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspiq�@ � �qq�ipgper ��rxtx �disabledspi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspiq@ �!�rr�ipgper ��rxtx �disabledspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspiq@@ �"�ss�ipgper �  �rxtx �disabledserial@2020000!fsl,imx6q-uartfsl,imx21-uartq@ �����ipgper ��rxtx�okay�default3esai@2024000C!fsl,imx35-esaiq@@ �3(���v���corememextalfsysspba ��rxtx �disabledssi@2028000C!fsl,imx6q-ssifsl,imx51-ssiq�@ �.��� �ipgbaud �%&�rxtxT�okayu�ssi@202c000C!fsl,imx6q-ssifsl,imx51-ssiq�@ �/��� �ipgbaud �)*�rxtxT �disabledssi@2030000C!fsl,imx6q-ssifsl,imx51-ssiq@ �0��� �ipgbaud �-.�rxtxT �disabledasrc@2034000!fsl,imx53-asrcq@@ �2����k���memipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`��rxarxbrxctxatxbtxcc��q�okayspba@203c000q�@spi@2018000 !fsl,imx6q-ecspifsl,imx51-ecspiq�@ �#�tt�ipgper �  �rxtx �disabledvpu@2040000!fsl,imx6q-vpucnm,coda960q��  �bitjpeg����perahb8��aipstz@207c000q�@pwm@2080000�!fsl,imx6q-pwmfsl,imx27-pwmq@ �S�>��ipgper�okay�default u�pwm@2084000�!fsl,imx6q-pwmfsl,imx27-pwmq@@ �T�>��ipgper�okay�default!u�pwm@2088000�!fsl,imx6q-pwmfsl,imx27-pwmq�@ �U�>��ipgper �disabledpwm@208c000�!fsl,imx6q-pwmfsl,imx27-pwmq�@ �V�>��ipgper �disabledflexcan@2090000!fsl,imx6q-flexcanq @ �n�lm�ipgper�4�okay�default"�#flexcan@2094000!fsl,imx6q-flexcanq @@ �o�no�ipgper�4�okay�default$�#gpt@2098000!fsl,imx6q-gptfsl,imx31-gptq �@ �7�wx��ipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpioq �@�BC��fU�%�%�%�%�%�%�% �% �% %%%�%�%�%�%t uEgpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpioq @�DE��fU@�%�%7%#%,ugpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpioq @@�FG��fU0�%E%$%-ugpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpioq �@�HI��fU0�%�%~ %Wu�gpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpioq �@�JK��fUP�%U%"%5%g %�ugpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpioq @�LM��fUp�%�%6%�%�%�% %VuJgpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpioq @@�NO��fU0�%� % �% �u:kpp@20b8000!fsl,imx6q-kppfsl,imx21-kppq �@ �R�> �disabled�default&,�tROPQKLMGHIwdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtq �@ �P�>wdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtq @ �Q�> �disabledccm@20c4000!fsl,imx6q-ccmq @@�WXTuanatop@20c8000#!fsl,imx6q-anatopsysconsimple-mfdq �$�16uregulator-1p1!fsl,anatop-regulator�vdd1p1�B@O�(<Ncx� 5���regulator-3p0!fsl,anatop-regulator�vdd3p0�*��0�(< Ncx�( ��3�@�regulator-2p5!fsl,anatop-regulator�vdd2p5�"U)�0(<0Ncx� �+�x�regulator-vddcore!fsl,anatop-regulator�vddarm�  (<@Nc�p��x� � uuregulator-vddpu!fsl,anatop-regulator�vddpu�   �<@N c�p��x� � u(regulator-vddsoc!fsl,anatop-regulator�vddsoc�  (<@Nc�p��x� � uvusbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyq � �,��%u/usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyq � �-��%u3snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdq �@u'snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp0'G4�snvs-poweroff!syscon-poweroff0'G87`` �disabledsnvs-powerkey!fsl,sec-v4.0-pwrkey0' �=tK �disabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000q @ �8epit@20d4000q @@ �9src@20d8000!fsl,imx6q-srcfsl,imx51-srcq �@�[`Yugpc@20dc000!fsl,imx6qp-gpcfsl,imx6q-gpcq �@fU�YZ}�>�ipgupgcpower-domain@0qfpower-domain@1qfz(0�zJy��uiomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdq8umux-controller !mmio-mux�8� � (( u)ipu1_csi0_mux !video-mux�)port@0qendpoint�*uLport@1qendpointport@2qendpoint�+u_ipu2_csi1_mux !video-mux�)port@0qendpoint�,uOport@1qendpointport@2qendpoint�-ukiomuxc@20e0000!fsl,imx6q-iomuxcq@�default.u%hoggrp�����u.audmuxgrp`���0��������0���0�u�disp0grp-1��\p`tdxh|t�x�|�����������������������������������������disp0grp-2��\p`tdxh|p�t�x�|�����������������������������������������ecspi1grp�����������������T$����������uedt-ft5x06grpH�����������uIenetgrp����H����L������������������X��u7enet-mdiogrp0������@��u8etnphy-intgrp�����u=etnphy-pwrgrp�����u�etnphy-rstgrp�����u9flexcan1grp0�@��D���u"flexcan2grp0��������u$flexcan-xcvrgrp�p���u�gpminandgrph����������������������������������������� �����������ui2c1grp0����@�����@��uAi2c1-gpiogrp0���@����@��uBi2c3grp0�,��@��0�@��uCi2c3-gpiogrp0�,�@��0@��uDkppgrp��(����8���������4���< ��� ������u&lcd0-pwrgrp�����u�lcd-pwrgrp�����u�pwm1grp�(���u pwm2grp�$���u!tsc2007grp�����uKuart1grp0������� ��uuart1_rtsctsgrp0��� ������uuart2grp0�8 ��, (��uTuart2_rtsctsgrp0�0 $��4��uUuart3grp0������� 0��uVuart3_rtsctsgrp0������� ,��uWusbh1-vbusgrp�����u�usbotggrp���pYu2usbotg-vbusgrp�@��u�usdhc1grp��H0p�P8p�@(p�<$p�L4p�D,p���p�u>usdhc2grp��X@p�T<p�Thp�L`p�Pdp�\Dp���p�u?user-ledgrp����u�usdhc4grp����p���p�p� p�$ p�(p�����u@dcic@20e4000q@@ �|dcic@20e8000q�@ �}sdma@20ec000!fsl,imx6q-sdmafsl,imx35-sdmaq�@ ��>��ipgahb��imx/sdma/sdma-imx6q.binuaips-bus@2100000!fsl,aips-bussimple-busq�caam@2100000 !fsl,sec-v4.0q � ������memaclkipgemi_slowjr0@1000!fsl,sec-v4.0-job-ringq �ijr1@2000!fsl,sec-v4.0-job-ringq  �jaipstz@217c000q�@usb@2184000!fsl,imx6q-usbfsl,imx27-usbq@ �+���/�0���okay'1�default2 3peripheral;usb@2184200!fsl,imx6q-usbfsl,imx27-usbqB �(���3�03host���okay'4;usb@2184400!fsl,imx6q-usbfsl,imx27-usbqD �)���5Phsic�03host�� �disabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbqF �*���6Phsic�03host�� �disabledusbmisc@2184800Y!fsl,imx6q-usbmiscqH��u0ethernet@2188000!fsl,imx6q-fecq�@ �int0pps �uu���ipgahbptpenet_out�okay�vw�default 789frmii o: �;�<mdioethernet-phy@0!ethernet-phy-ieee802.3-c22q�default=}:�u;mlb@218c000q�@$�5u~usdhc@2190000!fsl,imx6q-usdhcq@ ����� �ipgahbper��okay�default>� �:�usdhc@2194000!fsl,imx6q-usdhcq@@ ����� �ipgahbper��okay�default?� �:�usdhc@2198000!fsl,imx6q-usdhcq�@ ����� �ipgahbper� �disabledusdhc@219c000!fsl,imx6q-usdhcq�@ ����� �ipgahbper��okay�default@���i2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2cq@ �$�}�okay �defaultgpioA�B � �a�rtc@68!dallas,ds1339qh� �disabledi2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2cq@@ �%�~ �disabledi2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2cq�@ �&��okay �defaultgpioC�D �E �Ea�sgtl5000@a !fsl,sgtl5000Cq 0F<G�Hu�edt-ft5x06@38!edt,edt-ft5x06q8�defaultI}J� s IKtsc2007@48 !ti,tsc2007qH�defaultK}� T�Kromcp@21ac000q�@memory-controller@21b0000!fsl,imx6qp-mmdcfsl,imx6q-mmdcq@�memory-controller@21b4000!fsl,imx6q-mmdcq@@ �disabledweim@21b8000!fsl,imx6q-weimq�@ ���d �disabledocotp@21bc000!fsl,imx6q-ocotpsysconq�@��utzasc@21d0000q@ �ltzasc@21d4000q@@ �maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxq�@�okayssi1t���pins5t�mipi@21dc000!fsl,imx6-mipi-csi2q�@�de���a �dphyrefpix �disabledport@1qendpoint�Lu*port@2qendpoint�Mu`port@3qendpoint�Nujport@4qendpoint�Ou,mipi@21e0000q@ �disabledportsport@0qendpoint�Pubport@1qendpoint�Qufport@2qendpoint�Rumport@3qendpoint�Suqvdoa@21e4000!fsl,imx6q-vdoaq@@ ���serial@21e8000!fsl,imx6q-uartfsl,imx21-uartq�@ �����ipgper ��rxtx�okay�defaultTU3serial@21ec000!fsl,imx6q-uartfsl,imx21-uartq�@ �����ipgper ��rxtx�okay�defaultVW3serial@21f0000!fsl,imx6q-uartfsl,imx21-uartq@ �����ipgper � �rxtx �disabledserial@21f4000!fsl,imx6q-uartfsl,imx21-uartq@@ �����ipgper �!"�rxtx �disabledpre@21c8000!fsl,imx6qp-preq� �Z���axi�XuZpre@21c9000!fsl,imx6qp-preq� �a���axi�Xu[pre@21ca000!fsl,imx6qp-preq� �b���axi�Yu\pre@21cb000!fsl,imx6qp-preq� �c���axi�Yu]prg@21cc000!fsl,imx6qp-prgq����ipgaxi �Z[\u^prg@21cd000!fsl,imx6qp-prgq����ipgaxi �][\uiipu@2400000!fsl,imx6qp-ipufsl,imx6q-ipuq@@����� �busdi0di1��^port@0quwendpoint�_u+port@1quxendpoint�`uMport@2qu{endpoint@0qendpoint@1q�auendpoint@2q�buPendpoint@3q�cuendpoint@4q�du port@3qu|endpoint@0qendpoint@1q�euendpoint@2q�fuQendpoint@3q�guendpoint@4q�hu sram@900000 !mmio-sramq���usata@2200000!fsl,imx6q-ahciq @ �'���i�satasata_refahb�okaygpu@2204000 !vivante,gcq @@ � ��y �buscore8Fipu@2800000!fsl,imx6qp-ipufsl,imx6q-ipuq�@����� �busdi0di1��i �disabledport@0quyendpoint�juNport@1quzendpoint�ku-port@2qu}endpoint@0qendpoint@1q�luendpoint@2q�muRendpoint@3q�nuendpoint@4q�ou port@3qu~endpoint@1q�puendpoint@2q�quSendpoint@3q�ru endpoint@4q�susram@940000 !mmio-sramq���uXsram@960000 !mmio-sramq���uYcpuscpu@0!arm,cortex-a9�cpuq�t(�O�tx2�� � ��� ���(�O�tx2�� � ��� �����lF(�h�)�armpll2_pfd2_396msteppll1_swpll1_sys�u ( vcpu@1!arm,cortex-a9�cpuq�t(�O�tx2�� � ��� ���(�O�tx2�� � ��� �����l(�h�)�armpll2_pfd2_396msteppll1_swpll1_sys�u ( vcpu@2!arm,cortex-a9�cpuq�t(�O�tx2�� � ��� ���(�O�tx2�� � ��� �����l(�h�)�armpll2_pfd2_396msteppll1_swpll1_sys�u ( vcpu@3!arm,cortex-a9�cpuq�t(�O�tx2�� � ��� ���(�O�tx2�� � ��� �����l(�h�)�armpll2_pfd2_396msteppll1_swpll1_sys�u ( vcapture-subsystem!fsl,imx-capture-subsystem wxyzdisplay-subsystem!fsl,imx-display-subsystem {|}~memory@10000000�memoryqgpio-keys !gpio-keyspower Power Button  #tKleds !gpio-ledsuser Heartbeat�default�  .heartbeatregulator-3v3-etn!regulator-fixed�3V3_ETN�2Z�2Z��default� D Iu<regulator-2v5!regulator-fixed�2V5�&%�&%�(uFregulator-3v3!regulator-fixed�3V3�2Z�2Z�(uGregulator-can-xcvr!regulator-fixed �CAN XCVR�2Z�2Z��default� D�u#regulator-lcd0-pwr!regulator-fixed �LCD0 POWER�2Z�2Z��default� D I�okayu�regulator-lcd1-pwr!regulator-fixed �LCD1 POWER�2Z�2Z��default� D I�okayu�regulator-usbh1-vbus!regulator-fixed �usbh1_vbus�LK@LK@�default� D Iu4regulator-usbotg-vbus!regulator-fixed �usbotg_vbus�LK@LK@�default� DE Iu1sound,!karo,imx6qdl-tx6-sgtl5000simple-audio-card \imx6qdl-tx6-sgtl5000-audio�default� si2s �� ��H �MicrophoneMic JackLineLine InLineLine OutHeadphoneHeadphone Jack8 �MIC_INMic JackMic JackMic BiasHeadphone JackHP_OUTsimple-audio-card,cpu �simple-audio-card,codec �u�backlight0!pwm-backlight �� z��   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcd "2u�backlight1!pwm-backlight �� z��   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcd "2u�lvds0-panel!nlt,nl12880bc20-spwg-24 ;�zGportendpoint��u lvds1-panel!nlt,nl12880bc20-spwg-24 ;�zGportendpoint��u #address-cells#size-cellsmodelcompatibleethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1ipu1spi4lcdif-23bit-pins-alcdif-24bit-pins-apwm0pwm1reg-can-xcvrstk5ledusbotgsdhc0sdhc1displaylvds0lvds1#clock-cellsclock-frequencyregphandleinterrupt-parentinterruptsfsl,tempmonfsl,tempmon-dataclocks#thermal-sensor-cellsgprstatusclock-namesfsl,data-widthremote-endpointu-boot,panel-namehactivevactivehback-porchhfront-porchvback-porchvfront-porchhsync-lenvsync-lende-activepixelclk-activehsync-activevsync-active#phy-cellsrangesinterrupt-names#dma-cellsdma-channelsreg-namesdmasdma-namespinctrl-namespinctrl-0nand-on-flash-bbtfsl,no-blockmark-swappower-domains#cooling-cells#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridedevice_typebus-rangenum-lanesnum-viewportinterrupt-map-maskinterrupt-mapcs-gpiosspi-max-frequencyuart-has-rtscts#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsfsl,stop-modexceiver-supplygpio-controller#gpio-cellsgpio-rangeslinux,keymapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,anatopregmapvaluelinux,keycodewakeup-source#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydr_modedisable-over-currentphy_type#index-cellsphy-modephy-reset-gpiosphy-reset-post-delayphy-handlephy-supplybus-widthno-1-8-vcd-gpiosfsl,wp-controllernon-removablepinctrl-1scl-gpiossda-gpiostrickle-resistor-ohmstrickle-diode-disableVDDA-supplyVDDIO-supplywake-gpiosti,x-plate-ohmsfsl,weim-cs-gprfsl,audmux-portfsl,port-configfsl,iramfsl,presfsl,prgnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportslabellinux,codelinux,default-triggergpioenable-active-highsimple-audio-card,namesimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,widgetssimple-audio-card,routingsound-daipwmsbrightness-levelsdefault-brightness-levelbacklight