� ��1�8.L(�. V2P-CA5s%# arm,vexpress,v2p-ca5sarm,vexpress+<Ksmb@8000000 simple-bus<K`W ^ o?��            !!""##$$%%&&''(())**motherboardV2M-P1��rs1 arm,vexpress,v2m-p1simple-bus<K^Wflash@0,00000000 arm,vexpress-flashcfi-flash��psram@1,00000000 arm,vexpress-psrammtd-ram ��vram@2,00000000 arm,vexpress-vram ��� ethernet@2,02000000 smsc,lan9118smsc,lan9115 ���mii���usb@2,03000000 nxp,usb-isp1761 ��!iofpga@3,00000000 simple-bus<KW sysreg@10000 arm,vexpress-sysreg�<K W�gpio@8 arm,vexpress-sysreg,sys_led�+;�gpio@48 arm,vexpress-sysreg,sys_mci�H+;�gpio@4c arm,vexpress-sysreg,sys_flash�L+;sysctl@20000 arm,sp810arm,primecell� GNrefclktimclkapb_pclkZ0gtimerclken0timerclken1timerclken2timerclken3 z��i2c@30000 arm,versatile-i2c�<Kpcie-switch@60 idt,89hpes32h8�`aaci@40000 arm,pl041arm,primecell�� G Napb_pclkmmci@50000 arm,pl180arm,primecell��  � ����GNmclkapb_pclkkmi@60000 arm,pl050arm,primecell�� GNKMIREFCLKapb_pclkkmi@70000 arm,pl050arm,primecell�� GNKMIREFCLKapb_pclkuart@90000 arm,pl011arm,primecell� �G Nuartclkapb_pclkuart@a0000 arm,pl011arm,primecell� �G Nuartclkapb_pclkuart@b0000 arm,pl011arm,primecell� �G Nuartclkapb_pclkuart@c0000 arm,pl011arm,primecell� �G Nuartclkapb_pclkwdt@f0000 arm,sp805arm,primecell��GNwdogclkapb_pclktimer@110000 arm,sp804arm,primecell��GNtimclken1timclken2apb_pclktimer@120000 arm,sp804arm,primecell��GNtimclken1timclken2apb_pclki2c@160000 arm,versatile-i2c�<Kdvi-transmitter@39 sil,sii9022-tpisil,sii9022�9dvi-transmitter@60 sil,sii9022-cpisil,sii9022�`rtc@170000 arm,pl031arm,primecell��G Napb_pclkcompact-flash@1a0000 arm,vexpress-cfata-generic��clcd@1f0000 arm,pl111arm,primecell� �combined�G Nclcdclkapb_pclk� �G�portendpoint  � panel panel-dpiportendpoint � panel-timing4�#�D�L(Xe`o�w � �fixed-regulator-0 regulator-fixed�3V3�2Z��2Z���clk24mhz fixed-clockZ4n6 gv2m:clk24mhz�refclk1mhz fixed-clockZ4B@gv2m:refclk1mhz�refclk32khz fixed-clockZ4�gv2m:refclk32khz�leds gpio-ledsuser1�v2m:green:user1 � �heartbeatuser2�v2m:green:user2 ��mmc0user3�v2m:green:user3 ��cpu0user4�v2m:green:user4 ��cpu1user5�v2m:green:user5 ��cpu2user6�v2m:green:user6 ��cpu3user7�v2m:green:user7 ��cpu4user8�v2m:green:user8 ��cpu5mcc arm,vexpress,config-bus oscclk0 arm,vexpress-osc$=}x@��Z gv2m:oscclk0oscclk1 arm,vexpress-osc$=jep��@Z gv2m:oscclk1� oscclk2 arm,vexpress-osc$=n6n6Z gv2m:oscclk2� volt-vio arm,vexpress-volt$�VIO��VIOtemp-mcc arm,vexpress-temp$�MCCreset arm,vexpress-reset$muxfpga arm,vexpress-muxfpga$shutdown arm,vexpress-shutdown$reboot arm,vexpress-reboot$ dvimode arm,vexpress-dvimode$ chosenaliases6H/smb@8000000/motherboard/iofpga@3,00000000/uart@900006P/smb@8000000/motherboard/iofpga@3,00000000/uart@a00006X/smb@8000000/motherboard/iofpga@3,00000000/uart@b00006`/smb@8000000/motherboard/iofpga@3,00000000/uart@c00006h/smb@8000000/motherboard/iofpga@3,00000000/i2c@1600005m/smb@8000000/motherboard/iofpga@3,00000000/i2c@30000cpus<Kcpu@0rcpu arm,cortex-a5�~cpu@1rcpu arm,cortex-a5�~memory@80000000rmemory��@hdlcd@2a110000 arm,hdlcd�* �UGNpxlclkmemory-controller@2a150000 arm,pl341arm,primecell�*G Napb_pclkmemory-controller@2a190000 arm,pl354arm,primecell�*�VWG Napb_pclkscu@2c000000 arm,cortex-a5-scu�,Xtimer@2c000600 arm,cortex-a5-twd-timer�,  � timer@2c0002006 arm,cortex-a5-global-timerarm,cortex-a9-global-timer�,  � Gwatchdog@2c000620 arm,cortex-a5-twd-wdt�,  �interrupt-controller@2c001000$ arm,cortex-a5-gicarm,cortex-a9-gic^<��,,�cache-controller@2c0f0000 arm,pl310-cache�, �T��pmu arm,cortex-a5-pmu�DEdcc arm,vexpress,config-bus oscclk0 arm,vexpress-osc$=�����Zgoscclk0�oscclk1 arm,vexpress-osc$=LK@���Zgoscclk1�oscclk2 arm,vexpress-osc$=Ĵ'Zgoscclk2oscclk3 arm,vexpress-osc$=jep ճ@Zgoscclk3�oscclk4 arm,vexpress-osc$=ĴĴZgoscclk4oscclk5 arm,vexpress-osc$=}x@��Zgoscclk5�temp-dcc arm,vexpress-temp$�DCChsb@40000000 simple-bus<K W@@^o`�$%&' modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,v2m-memory-mapregbank-widthphandleinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyport1-otggpio-controller#gpio-cellsclocksclock-names#clock-cellsclock-output-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyreg-shiftinterrupt-namesmemory-regionmax-memory-bandwidthremote-endpointarm,pl11x,tft-r0g0b0-padsclock-frequencyhactivehback-porchhfront-porchhsync-lenvactivevback-porchvfront-porchvsync-lenregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onlabellinux,default-triggerarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangeserial0serial1serial2serial3i2c0i2c1device_typenext-level-cacheinterrupt-controllercache-level